We present a transimpedance amplifier stage based on a novel current mode feedback topology. This circuit employs exclusively NMOS and PMOS transistors and requires no capacitor to stabilize the transimpedance loop and no resistor for the transresistance feedback and transistor loading. This amplifier circuit is fully compatible with submicron digital CMOS processes. The active feedback network consists of two grounded gate MOS devices which split the output current in the feedback branch and the output branch. The transresistance and the phase margin are adjustable via external DC signals. The measured rise time of the impulse response of the amplifier implemented in an industrial 0.7 Ixm CMOS process is 18 ns for a transresistance of 180 kl) and 30 ns for a transresistance of 560 klL The measured Equivalent Noise Charge (ENC) is 800 rms e for an input capacitance of 20 pF with the transresistance adjusted to 560 k12.
Introduction
Transimpedance amplifier designs with low noise and high speed characteristics are key components in many front-ends, such as optical data link receivers, smart pixel sensor amplifiers and preamplifiers for radiation detectors. The transimpedance configuration circuit is also an attractive approach for fast amplifiers for silicon drift detectors and silicon strip detectors at the LHC experiments. Several current sensitive preamplifiers for silicon strip detector applications have been designed in hybrid circuits with bipolar [1] and MOS [2] technologies. More recently, transimpedance preamplifiers have been designed in bipolar integrated circuit technologies [3] [4] [5] [6] [7] .
The main features desired for fast front-end amplifiers are low noise, high gain and excellent frequency stability. Moreover, the development of front-end systems in radiation hard CMOS process [8] [9] [10] for the future LHC detectors and advances in deep submicron CMOS technology require design circuit techniques more and more compatible with digital CMOS processes. The active current feedback circuit principle presented in this paper, provides a means of improving speed performance of a transimpedance amplifier without sacrificing stability and noise and is fully compatible with digital processes. This novel circuit technique is very compact and enables to * Corresponding author. Tel. +22 767 2081, fax +22 767 3394, e-mail jarron @cernvm.cern.ch. control the transresistance gain over a large range (1 to 1(}), via an external current, without affecting amplifier stability. The amplifier architecture can accept a DC input connection with a leaky sensor, such as silicon strip detector, without impairing its performance. This circuit does not require any additional passive components such as capacitors and resistors and is therefore compatible with deep submicron CMOS processes. Alternatively, the same circuit can be used to implement a high value feedback resistor ( > 10 MD,) for a charge amplifier, by operating the active feedback at very low current.
The active feedback loop circuit principle is presented in Section 2, and is compared with the traditional transresistance feedback structure. In Section 3 the implementation of the active feedback in a transimpedance amplifier in CMOS technology is presented and crucial design issues are discussed. The first experimental results of the active feedback transimpedance amplifier are presented in Section 4, in particular the noise characteristics. Section 5 concludes on the future development of this circuit. 
The active feedback principle
where A~ is the open loop voltage gain, and C~N represents the detector capacitance, amplifier capacitance and the interconnect parasitic capacitance. The stability of the amplifier modeled with a two-pole transfer function imposes a minimum phase margin of 58 ° and ideally more than 76 °, requiring w d to be at least 2.7 times larger than o) N. In practice, such an amplifier design requires an additional feedback compensation capacitor to add a right-half-plane zero in order to keep the stability unaffected by the variations of R,, R L and C~N. The drawback of this compensation is a reduction of the amplifier gain-bandwidth product.
This problem is addressed by using an active feedback network based on two MOS devices MPf and MP o as shown in Fig. 2 . The transistor MP, is placed in the feedback path. of the transconductance amplifier A at the place of the conventional feedback resistor and the transistor, MP. loads the output node OUTV. Transistor MP, is in saturation and is biased close to weak inversion by the current source MI,.. Therefore, MP, acts as a cascode stage across the feedback path in such a way that it replaces the feedback resistor Rf, and the load resistor R L and does not require the buffer depicted in 
where k is the Boltzmann constant, T the absolute temperature. Thus, the dominant and the non dominant poles become Aogms ~ 1 gms,. and w~
where K = gmsf/(gms, + gmso). One can note that both poles can be controlled by K. If one assumes that the transistors pair formed by MP, and MP o works in peak inversion, the drain currents and K can be expressed as [8] : as a second-order system which can be expressed by a two-pole transfer function:
For a phase margin between 58 ° to 78 °, the roots of the denominator occur as complex-conjugate pairs. In this condition, the inverse Laplace transform of Eq. (5) for a step response has the following expression: The response of the amplifier to an input current impulse obtained by differentiation of Eq. (6) is plotted in Fig. 3 for typical parameters of a 0.7 ~zm CMOS technology and with an equivalent feedback resistance of 300kl). A peaking time of 15 ns is calculated with a phase margin of 70 ° forC m=20pFandgm,=5mS.
Low-noise transimpedance preamplifier with the active GE 5M feedback
The practical implementation of the active current feedback circuit is shown in Fig. 4 . It uses the direct cascode configuration built with NMOS or NPN bipolar transistors TI and T2. In the case of MOS devices the input transistor T1 is sized to match the sensor capacitance for minimum noise, whereas the aspect ratio of the cascode transistor T2 is chosen to reduce the parasitic capacitance on the output node. In the case of bipolar input, the transistor geometry is sized to keep the base spreading resistance negligible compared to the equivalent noise resistance of the collector shot noise.
We study here only the MOS version. The active current feedback loop is implemented by the PMOS transistor MP t and the current source Mi,.. With the load transistor MP,,, transistor MP t acts as a cascode stage across the feedback loop and loads the out put node with its source resistance l/gm~. MPf and MP() sizes are close to the minimum size (C L minimum) in order to keep w 4 as high as possible. The adjustable current source MIf biases MP t close to weak inversion for a drain current in the range 50 nA to 1 p~A. The mid-band input resistance of the active feedback transimpedance amplifier is determined by the ratio Rf/ A o = l/gms], which is not dependent on R r.
The DC operating biasing of the amplifier, in Fig. 4 , is set by three external voltage sources (VcA s, V, and V o) and two external current sources (1 n and ID.). Drain voltage of TI and T2 are entirely set by gate voltages V~ and VCA s. The current balance If-1,, is set by V,,. This biasing scheme enables single rail, low supply voltage operation.
The setting and polarity of the input current source I B defines three dynamic modes of amplification for the output OUTV: 1) Linear mode: when the input signal is sufficiently small compared to 1B then the amplification is practically linear (If-> 300nA and input charge --<12 fC)
2) Square root compression: when the polarity of the input signal is negative and large compared to I B, gmsf varies like the square root of the input current (MPf in strong inversion). Hence, the amplifier accomplishes a square root compression of the input signal.
3) Non-linear mode: when the polarity of the input signal is positive and I B is sufficiently small (100 nA), the input signal forces the feedback current If to 0, switching MP, off. Then the feedback is opened and the circuit is configured like an open loop transconductance, which enhances the gain considerably (about a factor 10). This effect can be used to obtain a non-linear signal processing in such a way that signal and noise level below the switching threshold are dynamically compressed. This technique can be applied to decrease the noise hit rate of readout electronics for a binary system or sparse data scan readout system.
The current output OUTI delivers a linear output signal with a current gain, Iot1T/I~N =gms,Jgm%. This output can be used in current mode with a low impedance load or in integrating mode with a capacitive output node. In this case, the current output OUTI works like a charge amplifier output.
The noise contributions of transistors MP, and MPc~ operating in weak inversion can be expressed from Eq. (2) as the power density of the noise current at the input:
Hence, the total parallel input noise current is
which is equal to the noise of a traditional transimpedance amplifier. If the design could be optimised to operate MP, and MP.~ in strong inversion with gmsj .~ gmsr, the parallel noise is slightly improved. In this case the total parallel noise current is:
Thus, the parallel noise is decreased by 30% when compared to a conventional feedback resistor. Noise analysis is done here assuming that the bulk transconductance associated with the bulk noise resistance of MP t. and MP,, does not contribute to the noise. This assumption is justified because MP,. and MP~j have a noise resistance larger than 100kl~, which is much higher than the bulk noise contribution of a small geometry transistor.
The series noise contribution of the active feedback amplifier is essentially identical to the conventional transimpedance or charge amplifier and is mostly determined by the noise characteristics of the input transistor TI. It can be noted that because of its high gain (10mV/fC), this configuration exhibits a better robustness against second stage noise contribution than a fast charge amplifier.
Experimental results
The active feedback transimpedance amplifier circuit of transresistance by a factor of 3 from 190 kl) to 580 kO is obtained for a 1B variation of a factor 4.7, from 580 nA to 120 hA. This result is slightly different from the calculation of Eq. (2) which predicts a linear dependence. The reason is that the transistor MP t for lB above 200 hA, begins to operate in moderate inversion. The Equivalent Noise Charge (ENC) shown in Fig. 7 , has been measured as a function of the input capacitance for three different feedback currents and at bias current of the input branch of 400 txA providing an amplifier transconductance of 7 mS. For C,1 = 0, a parallel noise ENCp = 250 electrons rms is measured for the higher feedback resistance of 580 kll (I, = 120 nA). The measured noise slope is 30 electrons rms/pF obtained for a rise time of 45 ns. When the same amplifier parameters are used to make the noise calculation for a charge amplifier followed by a CR-RC 2 filter we obtain a noise slope of 32 electrons rms/pF and a value of ENCp= 200 electrons rms at C.N = 0. The series noise difference can be explained by the rise time variation with the input capacitance, which decreases the measured noise slope. The difference of the calculated and measured parallel noise can be explained by the uncertainty on the absolute value of the total input capacitance, which in our test set up is 10pF_+l.5pF. Taking into account these effects, experimental results and calculation agree very well.
Conclusions
A new active feedback technique for transimpedance amplifiers is presented. A CMOS amplifier circuit based on this novel technique has been designed and tested. This circuit employs exclusively n-channel and p-channel devices. The feedback resistance of the amplifier is adjustable from 150kll to 700kl) via a DC current. The phase margin of the amplifier is precisely adjustable via a DC voltage. The measured transimpedance gain is 40 mV for an input charge of 25 000 electrons, with a peaking time of 45 ns for a transresistance of 500 klq. In these conditions, a total noise of 800el rms is obtained for an input capacitance of 20 pF, making this circuit very promising for low noise and fast preamplifier applications. Comparable designs using radiation hard CMOS and BiCMOS technologies are in development. Preliminary simulations of these versions indicate the same circuit behavior with a faster rise time.
